-
Course Overview
This Course is Only Available On Our App
Dive-in and start learning! Get offline access to all the course contents!
No items in this section -
Module 1 (Computer Fundamentals )
-
Module 2 (Data Representation and Arithmetic Algorithms)
- Floating Point Number Representation in IEEE 754
- Booth’s Algorithm with Solved Example Part #1
- Booth’s Algorithm with Solved Example Part #2
- Booth’s Algorithm with Solved Example Part #3
- Numerical Data Representation
- Restoring Division Part #1
- Restoring Division Part #2
- Non Restoring Division Part #1
- Non Restoring Division Part #2
- RISC Microprocessor
- BCD Arithmetic
- How to find 1’s and 2’s Complement
- Subtraction using 1’s & 2’s Complement
- Codes
- Codes Non-Weighted
- BCD XS-3 and Gray Code
- [Notes] Data Representation and Arithmetic Algorithm With Sums
-
Module 3 (Processor Organization and Architecture)
-
Module 4 (Control Unit Design)
-
Module 5 (Memory Organization)
- Memory and its characteristics
- DRAM ( Dynamic RAM )
- SRAM (Static RAM)
- Cache Memory Full Concept with working
- Memory Hierarchy and Locality of Reference
- Memory Interleaving
- Virtual Memory and Paging concept
- Memory Segmentation
- Demand Paging
- Cache Coherence Single and Multiprocessor
- Cache Coherence Strategies
- MESI Write invalidate snoopy protocol
- [Notes] Memory organization
-
Module 6 (Principles of Advanced Processor and Buses)
- Basic Concept of Pipeline
- Parallel Processing and Applications
- Flynn’s Classification
- Amdahl’s law
- Instruction Level Parallelism (ILP)
- Superscalar Architecture
- VLIW
- Superscalar vs VLIW
- Out of Order Execution
- BUS and BUS Arbitration
- BUS Arbitration Daisy Chaining
- BUS Arbitration-Polling Method
- Instruction Cycles and Interrupt Mechanism
- BUS Arbitration-Independent Request
- [Notes] Principles of advanced processor and buses
-
PDF Notes
-
Viva Questions
This content is protected, please login and enroll course to view this content!
Prev
Half Adder
Next
Half Subtractor