-
Course Overview 0
No items in this section -
Digital Logic & Computer Organization and Architecture [Module 1]:- Computer Fundamentals 12
-
Introduction – Digital Logic Design 05 minLecture2.1
-
Introduction – Computer Organization 09 minLecture2.2
-
Von Neumann Architecture 13 minLecture2.3
-
Binary Number System 11 minLecture2.4
-
Number System 07 minLecture2.5
-
Octal Number System 09 minLecture2.6
-
Hexadecimal Number System 07 minLecture2.7
-
Logic Gates – 1 12 minLecture2.8
-
Logic Gates – 2 08 minLecture2.9
-
Universal Gates 13 minLecture2.10
-
Excess – 3 06 minLecture2.11
-
Gray Code 07 minLecture2.12
-
-
Digital Logic & Computer Organization and Architecture [Module 2]:- Data Representation and Arithmetic Algorithms 12
-
Arithmetic Operations in Binary 08 minLecture3.1
-
Arithmetic Operations using 9s and 10s 10 minLecture3.2
-
Arithmetic Operations using 1_s and 2_s compliment 13 minLecture3.3
-
Binary Numeric Data RepresentationLecture3.4
-
Floating Point Number Representation in IEEE 754 17 minLecture3.5
-
Booth’s Algorithm with Solved Example Part #1 15 minLecture3.6
-
Booth’s Algorithm with Solved Example Part #2 10 minLecture3.7
-
Booth’s Algorithm with Solved Example Part #3 08 minLecture3.8
-
Restoring Division Part #1 18 minLecture3.9
-
Restoring Division Part #2 10 minLecture3.10
-
Non Restoring Division Part #1 12 minLecture3.11
-
Non Restoring Division Part #2 10 minLecture3.12
-
-
Digital Logic & Computer Organization and Architecture [Module 3]:- Processor Organization and Architecture 8
-
Half and Full Adder 13 minLecture4.1
-
Multiplexer and demultiplexer 07 minLecture4.2
-
S-R Flip Flop 08 minLecture4.3
-
J-k Flip Flop 05 minLecture4.4
-
D Flip Flop & T Flip Flop 06 minLecture4.5
-
Addressing Modes – Part 01 12 minLecture4.6
-
Addressing Modes – Part 02 13 minLecture4.7
-
Instruction Cycles and Interrupt Mechanism 07 minLecture4.8
-
-
Digital Logic & Computer Organization and Architecture [Module 4]:- Control Unit Design 3
-
Hardwired Control Unit 08 minLecture5.1
-
Microprogrammed Control Unit 08 minLecture5.2
-
Hardwired CU vs Micro-programmed CU 10 minLecture5.3
-
-
Digital Logic & Computer Organization and Architecture [Module 5]:- Memory Organization 9
-
Memory and its characteristics 09 minLecture6.1
-
DRAM ( Dynamic RAM ) 07 minLecture6.2
-
SRAM (Static RAM) 08 minLecture6.3
-
Memory Hierarchy and Locality of Reference 13 minLecture6.4
-
Cache Memory Full Concept with working 07 minLecture6.5
-
Cache Coherence Single and Multiprocessor 11 minLecture6.6
-
Cache Coherence Strategies 09 minLecture6.7
-
MESI protocol 11 minLecture6.8
-
Interleaved Memory 10 minLecture6.9
-
-
Digital Logic & Computer Organization and Architecture [Module 6]:- Principles of Advanced Processor and Buses 9
-
Pipelining Hazards 08 minLecture7.1
-
Branch Prediction Logic 06 minLecture7.2
-
Amdahl’s law 07 minLecture7.3
-
Flynn’s Classification 10 minLecture7.4
-
BUS and BUS Arbitration 11 minLecture7.5
-
Daisy Chaining 08 minLecture7.6
-
Polling Method 07 minLecture7.7
-
BUS Arbitration-Independent Request 04 minLecture7.8
-
Parallel Processing and Applications 13 minLecture7.9
-
-
Digital Logic & Computer Organization and Architecture [Notes]:- 6
-
Computer FundamentalsLecture8.1
-
Data Representation and Arithmetic Algorithm With SumsLecture8.2
-
Processor Organization and Architecture.Lecture8.3
-
Control unit designLecture8.4
-
Memory organizationLecture8.5
-
Principles of advanced processor and busesLecture8.6
-
-
Digital Logic & Computer Organization and Architecture [Viva Question]:- 6
-
Computer FundamentalsLecture9.1
-
Processor Organization and ArchitectureLecture9.2
-
Data Representation and Arithmetic AlgorithmsLecture9.3
-
Control Unit DesignLecture9.4
-
Memory OrganizationLecture9.5
-
Principles of Advanced Processor and BusesLecture9.6
-
-
Digital Logic & Computer Organization and Architecture [ IMPs ]:- 6
-
Computer FundamentalsLecture10.1
-
Processor Organization and ArchitectureLecture10.2
-
Data Representation and Arithmetic AlgorithmsLecture10.3
-
Control Unit DesignLecture10.4
-
Memory OrganizationLecture10.5
-
Principles of Advanced Processor and BusesLecture10.6
-
This content is protected, please login and enroll course to view this content!
Prev
Memory Organization

