-
Digital Logic & Computer Organization and Architecture [Module 1]:- Computer Fundamentals 12
-
Introduction – Digital Logic Design 05 minLecture1.1
-
Introduction – Computer Organization 09 minLecture1.2
-
Von Neumann Architecture 13 minLecture1.3
-
Binary Number System 11 minLecture1.4
-
Number System 07 minLecture1.5
-
Octal Number System 09 minLecture1.6
-
Hexadecimal Number System 07 minLecture1.7
-
Logic Gates – 1 12 minLecture1.8
-
Logic Gates – 2 08 minLecture1.9
-
Universal Gates 13 minLecture1.10
-
Excess – 3 06 minLecture1.11
-
Gray Code 07 minLecture1.12
-
-
Digital Logic & Computer Organization and Architecture [Module 2]:- Data Representation and Arithmetic Algorithms 12
-
Arithmetic Operations in Binary 08 minLecture2.1
-
Arithmetic Operations using 9s and 10s 10 minLecture2.2
-
Arithmetic Operations using 1_s and 2_s compliment 13 minLecture2.3
-
Binary Numeric Data RepresentationLecture2.4
-
Floating Point Number Representation in IEEE 754 17 minLecture2.5
-
Booth’s Algorithm with Solved Example Part #1 15 minLecture2.6
-
Booth’s Algorithm with Solved Example Part #2 10 minLecture2.7
-
Booth’s Algorithm with Solved Example Part #3 08 minLecture2.8
-
Restoring Division Part #1 18 minLecture2.9
-
Restoring Division Part #2 10 minLecture2.10
-
Non Restoring Division Part #1 12 minLecture2.11
-
Non Restoring Division Part #2 10 minLecture2.12
-
-
Digital Logic & Computer Organization and Architecture [Module 3]:- Processor Organization and Architecture 8
-
Half and Full Adder 13 minLecture3.1
-
Multiplexer and demultiplexer 07 minLecture3.2
-
S-R Flip Flop 08 minLecture3.3
-
J-k Flip Flop 05 minLecture3.4
-
D Flip Flop & T Flip Flop 06 minLecture3.5
-
Addressing Modes – Part 01 12 minLecture3.6
-
Addressing Modes – Part 02 13 minLecture3.7
-
Instruction Cycles and Interrupt Mechanism 07 minLecture3.8
-
-
Digital Logic & Computer Organization and Architecture [Module 4]:- Control Unit Design 3
-
Hardwired Control Unit 08 minLecture4.1
-
Microprogrammed Control Unit 08 minLecture4.2
-
Hardwired CU vs Micro-programmed CU 10 minLecture4.3
-
-
Digital Logic & Computer Organization and Architecture [Module 5]:- Memory Organization 9
-
Memory and its characteristics 09 minLecture5.1
-
DRAM ( Dynamic RAM ) 07 minLecture5.2
-
SRAM (Static RAM) 08 minLecture5.3
-
Memory Hierarchy and Locality of Reference 13 minLecture5.4
-
Cache Memory Full Concept with working 07 minLecture5.5
-
Cache Coherence Single and Multiprocessor 11 minLecture5.6
-
Cache Coherence Strategies 09 minLecture5.7
-
MESI protocol 11 minLecture5.8
-
Interleaved Memory 10 minLecture5.9
-
-
Digital Logic & Computer Organization and Architecture [Module 6]:- Principles of Advanced Processor and Buses 9
-
Pipelining Hazards 08 minLecture6.1
-
Branch Prediction Logic 06 minLecture6.2
-
Amdahl’s law 07 minLecture6.3
-
Flynn’s Classification 10 minLecture6.4
-
BUS and BUS Arbitration 11 minLecture6.5
-
Daisy Chaining 08 minLecture6.6
-
Polling Method 07 minLecture6.7
-
BUS Arbitration-Independent Request 04 minLecture6.8
-
Parallel Processing and Applications 13 minLecture6.9
-
-
Digital Logic & Computer Organization and Architecture [Notes]:- 6
-
Computer FundamentalsLecture7.1
-
Data Representation and Arithmetic Algorithm With SumsLecture7.2
-
Processor Organization and Architecture.Lecture7.3
-
Control unit designLecture7.4
-
Memory organizationLecture7.5
-
Principles of advanced processor and busesLecture7.6
-
-
Digital Logic & Computer Organization and Architecture [Viva Question]:- 6
-
Computer FundamentalsLecture8.1
-
Processor Organization and ArchitectureLecture8.2
-
Data Representation and Arithmetic AlgorithmsLecture8.3
-
Control Unit DesignLecture8.4
-
Memory OrganizationLecture8.5
-
Principles of Advanced Processor and BusesLecture8.6
-
-
Digital Logic & Computer Organization and Architecture [ IMPs ]:- 6
-
Computer FundamentalsLecture9.1
-
Processor Organization and ArchitectureLecture9.2
-
Data Representation and Arithmetic AlgorithmsLecture9.3
-
Control Unit DesignLecture9.4
-
Memory OrganizationLecture9.5
-
Principles of Advanced Processor and BusesLecture9.6
-
This content is protected, please login and enroll course to view this content!
Prev
Half and Full Adder
Next
S-R Flip Flop