

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER– III (New) EXAMINATION – WINTER 2019****Subject Code: 3131102****Date: 30/11/2019****Subject Name: Digital System Design****Time: 02:30 PM TO 05:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		<b>MARKS</b>
<b>Q.1</b>	(a) State and prove De Morgan's theorem for 2 variables.	<b>03</b>
	(b) Differentiate between combinational and sequential circuits.	<b>04</b>
	(c) Design 4-bit binary to Grey code converter circuit and draw the logic diagram.	<b>07</b>
<b>Q.2</b>	(a) Define canonical and standard forms of Boolean function and give their examples.	<b>03</b>
	(b) Convert 375.125 into base 2, base 8, base 16 and BCD.	<b>04</b>
	(c) Simplify the Boolean function $F(A,B,C,D) = \sum(1,3,7,11,15)$ using K-map if don't care conditions are 0, 2 and 5. Draw the simplified logic diagram only using NAND gates.	<b>07</b>
<b>OR</b>		
	(c) Compare TTL, ECL and CMOS logic families and draw CMOS inverter logic circuit.	<b>07</b>
<b>Q.3</b>	(a) Define: Encoder, Decoder, De-multiplexer.	<b>03</b>
	(b) Describe full adder circuit with truth table and logic diagram.	<b>04</b>
	(c) Implement the Boolean function $F(W,X,Y,Z) = \sum(0,1,3,4,8,9,15)$ using suitable multiplexer.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Briefly explain the steps for VLSI design flow.	<b>03</b>
	(b) Define a parity bit and design 3-bit odd parity generator circuit.	<b>04</b>
	(c) Describe working principle of Programmable Logic Array with block diagrams.	<b>07</b>
<b>Q.4</b>	(a) Derive excitation tables for R-S, J-K and T flip-flops.	<b>03</b>
	(b) Discuss working of clocked delay type flip-flop with characteristic table and logic diagram.	<b>04</b>
	(c) Describe the operation of 4-bit bidirectional shift register with logic diagram.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Define: Register, Ripple counter, Synchronous counter.	<b>03</b>
	(b) Explain working of Toggle flip-flop with characteristic table and logic diagram.	<b>04</b>
	(c) Design a counter that counts the sequence as 0, 1, 2, 4, 5, 6 and rolls over to 0 again. Use +ve edge triggered J-K flip-flops.	<b>07</b>
<b>Q.5</b>	(a) Compare asynchronous and synchronous state machines.	<b>03</b>
	(b) Discuss general state machine architecture.	<b>04</b>
	(c) Define state table & state diagram. Draw state diagram of a state	<b>07</b>

machine with state table as given in Table-1. The state machine contains input variable X and output variable Y and two flip-flops A & B.

**OR**

- Q.5** (a) Discuss working fundamentals behind FINFET. **03**  
 (b) State various types of D/A converters and briefly explain any one of them. **04**  
 (c) Explain dual slope type A/D converter in detail. **07**

Present State AB	Next State AB		Output Y	
	X=0	X=1	X=0	X=1
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0

**Table-1.**

\*\*\*\*\*