

SE - EXTC - SEM III - CBCS

SEAT NO.:

(3 Hours)

(Total Marks : 80)

Please check whether you have got the right question paper.


- N.B.:
- 1) Question No. 1 is compulsory.
 - 2) Solve any three questions from the remaining five questions.
 - 3) Figures to the right indicate full marks.
 - 4) Assume suitable data if necessary and mention the same in answer sheet.

NOV 2019

1. Attempt any Four questions :


(20)

- a) Explain Various types of Resistors.
- b) Give the equation for the current in semiconductor diode. With the help of this equation explain in detail the V-I characteristics of a semiconductor diode.
- c) Explain Zener as a Voltage regulator.
- d) Find Values for R_B and R_C :




- e) Compare BJT CE Amplifier and JFET CS Amplifier.
 - f) Draw and explain high frequency model of BJT for CE configuration.
2. Design a single stage CE amplifier suitable for low frequencies up to 10Hz to give voltage gain A_v 70 and the output voltage of 4.5 Volts; employing transistor type BC147A. Calculate the expected A_v and maximum output voltage with negligible distortion that can be obtained from the designed circuit. Also, calculate the input resistance of the amplifier. Specify clearly the supply voltage V_{cc} for the designed circuit. (20)
3. a) A dc voltage of 350 Volts with peak ripple voltage not exceeding 5 Volts is required to supply a 500Ω load. Determine following if inductor filter and full wave rectifier is used (10)
- 1) Inductance required
 - 2) Input voltage required.
- b) Explain and derive the expression for ripple factor for capacitor filter with full wave rectifier. (10)

4. a) For the circuit shown below determine I_{DQ} and verify if the FET will operate in pinch off region : (10)



- b) State and explain Miller theorem. (10)

5. a) Determine Z_i , Z_o and A_v for the circuit shown below : (10)



- b) Draw small signal hybrid parameter equivalent circuit for CE amplifier and define the same. What are the advantages of h-parameters? (10)

- 6 Write short note on : (20)

- Hybrid Parameter
- Regions of operation of FET
- Stability factor of biasing circuits
- DC load line concept in BJT. Why Q point should be at the middle of load line and fixed?

Transistor type	P _{max} (mW) @ 25°C	I _{cm} (mA) @ 25°C	V _α (V) L.C.	V _α (V) L.C.	V _{CE} (V) L.C.	V _{CE} (V) L.C.	V _{CE} (V) L.C.	V _{CE} (V) L.C.	V _{CE} (V) L.C.	V _{CE} (V) L.C.	D.C. current gain		Small signal h _{fe} max.	V _{BE} max.	θ _{JA} (°C/W)	Dissipate above 25°C (mW)	
											min.	typ.					
2N 3055	115-5	15-0	1-1	100	60	70	90	7	200	20	50	70	15	50	120	1.8	0.7
ECN 055	50-0	5-0	1-0	60	50	55	60	5	200	25	50	100	25	75	125	1.5	0.4
ECN 149	30-0	4-0	1-0	50	40	—	—	8	150	30	50	110	33	60	115	1.2	0.3
ECN 100	5-0	0.7	0.6	70	60	65	—	6	200	50	90	280	50	90	280	0.9	0.05
DC147A	0.25	0-1	0-25	30	45	50	—	6	125	115	180	220	125	220	260	0.9	—
2N 525 (PNP)	0.225	0-5	0-25	85	30	—	—	—	100	35	—	65	—	45	—	—	—
BC147B	0.25	0-1	0-25	50	45	50	—	6	125	200	290	450	240	330	500	0.9	—

BFW 11—JFET MUTUAL CHARACTERISTICS

Transistor type	h _{ic}	h _{re}	β _{FA}	h _{fe}	h _{re}	β _{FA}
BC 147A	2.7 K Ω	18 μ Ω	1.5 × 10 ⁻⁴	0-4	0-4	0-4
2N 525 (PNP)	1.4 K Ω	25 μ Ω	1.2 × 10 ⁻⁴	0-4	0-4	0-4
BC 147B	4.5 K Ω	30 μ Ω	2 × 10 ⁻⁴	0-4	0-4	0-4
ECN 100	500 Ω	—	—	0-4	0-4	0-4
ECN 149	250 Ω	—	—	0-4	0-4	0-4
ECN 055	100 Ω	—	—	0-4	0-4	0-4
2N 5035	25 Ω	—	—	0-4	0-4	0-4

N-Channel JFET

Type	V _{GS} max. (Volts)	V _{DS} max. (Volts)	V _{GS} max. (Volts)	P _D max. (mW) @ 25°C	T _J max. (°C)	I _{DSS} (mA)	r _{DS} (typical)	-V _P (Volts)	r _i (KΩ)	Dissipate above 25°C (mW)	θ _{JA} (°C/mW)
2N5822	50	50	50	300	175	2	3000	6	50	1 mW	0.39
BFW 11 (typical)	30	30	30	500	200	7	5600	2.5	50	—	0.59