

Time: 3 Hours

Marks: 80

- N.B.: (1) Question No. 1 is compulsory.
 (2) Solve any three questions from the remaining five questions.
 (3) Figures to the right indicate full marks.
 (4) Assume suitable data if necessary and mention the same in answer sheet.

29 NOV 2017

- Q.1 Attempt any 5 questions [20]
 (a) Explain various types of capacitors.
 (b) Why should collector resistor R_C be as large as possible in the design of CE amplifier?
 (c) Explain Zener as voltage regulator.
 (d) State and explain Miller's Theorem.
 (e) Draw and explain small signal model of a diode.
 (f) Explain the hybrid pi model of BJT.
- Q.2 (a) Explain the fabrication steps of passive elements. [5]
 (b) Explain concept of zero temperature drift in JFET. [5]
 (c) Design an L section LC filter with full wave rectifier to meet the following specifications: The DC output voltage $V_{DC} = 220$ V deliver $I_L = (70 \pm 20)$ mA to the resistive load and the required ripple factor is 0.04. [10]
- Q.3 (a) Draw small signal hybrid parameter equivalent circuit for CE amplifier and define the same. What are the advantages of h parameters? [10]
 (b) Determine I_{DQ} , V_{GSQ} , V_{DSQ} if $I_{DSS} = 9$ mA and $V_p = -3$ V for the circuit given in Fig. 3(b). [10]




Fig. 3(b)

- Q.4 (a) Design the resistors of a single stage CS amplifier for audio frequency with [10]
 BFW11 with $I_{DSS} = (3.3 \pm 0.6)$ mA and $|A_v| = 12$.
 (b) For the circuit shown below in Fig.4(b), the transistor parameters are V_{BE} [10]
 $(on) = 0.7$ V, $\beta = 200$ and $V_A = \infty$.
 i) Derive the expression for lower cut-off frequency (or time constant) due to input coupling capacitor.
 ii) Determine lower cut-off frequency and midband voltage gain.

TURN OVER




Fig. 4(b)

- Q.5 (a) For the circuit using JFET as shown in Fig. 5(a), if $I_{DSS} = 6 \text{ mA}$, $V_p = -6 \text{ V}$, $r_d = \infty$, $C_{gd} = 4 \text{ pF}$, $C_{gs} = 6 \text{ pF}$, $C_{ds} = 1 \text{ pF}$, Determine i) V_{GSQ} , ii) I_{DQ} , iii) g_{m0} , and iv) g_m . [10]




Fig. 5(a)

- (b) For the circuit shown below in Fig. 5(b), the transistor parameters are $V_{BE(on)} = 0.7 \text{ V}$, $\beta = 100$ and $V_A = \infty$. Determine Z_i , Z_o and A_v . [1]




Fig. 5(b)

Q.6 Short notes on: (Attempt any four)

- High frequency π equivalent model of common emitter BJT.
- Stability factors of various biasing techniques of BJT.
- Comparison of BJT CE and JFET CS amplifier.
- Different types of filters.
- JFET parameters.

TURN OVER



Transistor type	I _{cm} max @ 25°C mA	I _{cm} @ 25°C mA	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	V _{ce} (sat) volts d.c.	T _j max °C	D.C. current gain		Signal freq. kHz	I _b mA	V _{be} max volts	β _h typ	D _h % C/W	Derate above 25°C W/°C
											min	max						
2N 3055	115-5	15-0	1-1	100	60	70	90	7	200	20	50	15	70	1-8	120	1-5	0-7	
ECN 055	50-0	5-0	1-0	60	50	55	60	5	200	25	50	25	100	1-5	125	3-5	0-4	
ECN 149	30-0	4-0	1-0	50	40	—	—	8	150	30	50	33	110	1-2	115	4-0	0-3	
ECN 100	5-0	0-7	0-6	70	60	65	—	6	200	50	90	280	280	0-9	280	0-9	0-05	
BC147A	0-25	0-1	0-25	50	45	50	—	6	125	115	180	125	220	—	260	—	—	
2N 525 (PNP)	0-225	0-5	0-25	85	30	—	—	—	100	35	—	65	45	—	—	—	—	
BC147B	0-25	0-1	0-25	50	45	50	—	6	125	200	290	240	450	—	500	—	—	

BFW 11-JFET MUTUAL CHARACTERISTICS

-V _{GS} volts	I _{DSS}		g _m (typical)		-V _P Volts	r _s	Derate above 25°C
	I _{DSS} max	I _{DSS} min	g _m max	g _m min			
0-0	0-2	0-4	0-6	0-8	1-0	1-6	2-5
1-0	9-0	8-3	7-5	6-8	0-1	4-2	2-0
2-0	6-0	5-4	4-6	4-0	3-3	2-7	0-0
3-0	3-0	2-2	1-6	1-0	0-5	0-0	0-0

Type	V _{GS} max Volts	V _{GS} max Volts	V _{GS} max Volts	P _D max @ 25°C	T _j max	I _{DSS}	g _m (typical)	-V _P Volts	r _s	Derate above 25°C
1N3822	50	50	50	300 mW	175°C	2 mA	3000 μD	6	50 KΩ	2 mW/°C
BFW 11 (typical)	30	30	30	300 mW	200°C	7 mA	5600 μD	2-5	50 KΩ	0-5 mW/°C

A6770T26C1241E73E08958C4L12XC91B1

33FB24E5AE4CF9DAE754A30C942BDD1B