



Digital Logic Design and Analysis

Dec 18

Computer Engineering (Semester 3)

Total marks: 80

Total time: 3 Hours

INSTRUCTIONS

(1) Question 1 is compulsory.

(2) Attempt any **three** from the remaining questions.

(3) Draw neat diagrams wherever necessary.

- 1.a.** Convert decimal number 576.24 into binary, base-9, Octal, hexadecimal system. (4 marks)
- 1.b.** Construct hamming code for 1010 using odd parity. (4 marks)
- 1.c.** Convert $(-89)_{10}$ to its equivalent Sign Magnitude, 1's complement and 2's Complement Form. (4 marks)
- 1.d.** Perform $(BC5)_{16} - (A2B)_{16}$ without converting to any other base (4 marks)
- 1.e.** Prove De Morgans theorem (4 marks)
-
- 2.a.** Given the logic expression : $A + B^{\bar{}}C^{\bar{}} + ABD^{\bar{}} + ABCDA + B^{\bar{}}C^{\bar{}} + ABD^{\bar{}} + ABCD$
- Express it in standard SOP form.
 - Draw K-map and simplify.
 - Draw logic diagram using NOR gates only. (10 marks)
- 2.b.** Reduce using Quine McClusky method and realise the operations using only NAND gates. $F(A,B,C,D) = \sum m(0,2,3,6,7,8,9,12,13)$ (10 marks)
-
- 3.a.** Design a 4-bit binary to gray code converter. (10 marks)
- 3.b.** Design a 4-bit BCD adder using IC 7483 and necessary gates. (10 marks)
-
- 4.a.** Implement the following logic function using all 4:1 multiplexers with the select inputs as 'B','C','D','E' only.
 $F(A,B,C,D,E) = \sum m(0,1,2,3,6,8,9,10,13,15,17,20,24,30)$ (10 marks)
- 4.b.** Convert a SR flip-flop to JK flip-flop. (10 marks)



- 5.a. Design a mod-6 synchronous counter using T FF. (10 marks)
5.b. Explain the operation of 4-bit universal shift register. (10 marks)

Write short notes on any two

- 6.a. VHDL (10 marks)
6.b. TTL and CMOS logic families (10 marks)
6.c. 4-bit Magnitude comparator. (10 marks)
6.d. 3 to 8 line decoder. (10 marks)