DLDA ( Digital Logic and Design Analysis ) / LOGIC Design
Free

module 1

module 2

module 3

module 4
DLDA (Digital Logic Design and Analysis)
DLDA (Digital Logic Design and Analysis) is the semester 3 subject of computer engineering in Mumbai University. Course Objectives for the subject Digital Logic Design and Analysis is to introduce the fundamental concepts and methods for design of digital circuits and a prerequisite for computer organization and architecture, microprocessor systems.
To provide the concept of designing Combinational and sequential circuits. To provide basic knowledge of how digital building blocks are described in VHDL. Course Outcomes for the subject Digital Logic Design and Analysis At the end of the course student should be able1. To understand different number systems and their conversions. To analyze and minimize Boolean expressions. To design and analyze combinational circuits. To design and analyze sequential circuits. To understand the basic concepts of VHDL. To study basics of TTL and CMOS Logic families.
Digital Logic is the basis of electronic systems, such as computers and cell phones. Digital Logic is rooted in binary code, a series of zeroes and ones each having an opposite value. This system facilitates the design of electronic circuits that convey information, including logic gates. Digital Logic gate functions include and, or and not. The value system translates input signals into specific output. Digital Logic facilitates computing, robotics and other electronic applications. Digital Logic Design is foundational to the fields of electrical engineering and computer engineering. Digital Logic designers build complex electronic components that use both electrical and computational characteristics. These characteristics may involve power, current, logical function, protocol and user input. Digital Logic Design is used to develop hardware, such as circuit boards and microchip processors. This hardware processes user input, system protocol and other data in computers, navigational systems, cell phones or other hightech systems.
Module Number Systems and Codes Introduction to number system and conversions consists of the following subtopics Binary, Octal, Decimal and Hexadecimal number Systems, Binary arithmetic: addition, subtraction (1‟s and 2‟s complement), multiplication and division. Octal and Hexadecimal arithmetic: Addition and Subtraction (7‟s and 8‟s complement method for octal) and (15‟s and 16‟s complement method for Hexadecimal). Codes: Gray Code, BCD Code, Excess3 code, ASCII Code. Error Detection and Correction: Hamming codes. Module Boolean Algebra and Logic Gates consists of the following subtopics Theorems and Properties of Boolean Algebra, Boolean functions, Boolean function reduction using Boolean laws, Canonical forms, Standard SOP and POS form. Basic Digital gates: NOT , AND , OR , NAND , NOR , EXOR , EXNOR, positive and negative logic, Kmap method 2 variable, 3 variable, 4 variable, Don‟t care condition, QuineMcClusky Method, NANDNOR Realization.
Module Combinational Logic Design consists of the following subtopics Introduction, Half and Full Adder, Half subtractor Full Subtractor, Four Bit Ripple adder, look ahead carry adder, 4 bit adder subtractor, one digit BCD Adder, Multiplexer, Multiplexer tree, Demultiplexer, Demultiplexer tree, Encoders Priority encoder, Decoders, One bit, Two bit , 4bit Magnitude Comparator, ALU IC 74181. Module Sequential Logic Design consists of the following subtopics Introduction: SR latch, Concepts of Flip Flops: SR, D, JK, T, Truth Tables and Excitation Tables of all types, Race around condition, Master Slave JK Flip Flops, Timing Diagram, Flipflop conversion, State machines, state diagrams, State table, concept of Moore and Mealy machine. Counters : Design of Asynchronous and Synchronous Counters, Modulus of the Counters, UP DOWN counter, Shift Registers: SISO, SIPO, PIPO, PISO Bidirectional Shift Register, Universal Shift Register, Ring and twisted ring/Johnson Counter, sequence generator. Module Introduction to VHDL consists of the following subtopics Introduction: Fundamental building blocks Library, Entity, Architecture, Modeling Styles, Concurrent and sequential statements, simple design examples for combinational circuits and sequential circuits. Module Digital Logic Families consists of the following subtopics Introduction: Terminologies like Propagation Delay, Power Consumption, Fan in and Fan out , current and voltage parameters, noise margin, with respect to TTL and CMOS Logic and their comparison.
Suggested texts books for the subject Applied MathematicsIII by Mumbai university is as follows R. P. Jain, “Modern Digital Electronics”, Tata McGraw Hill.M. Morris Mano, “Digital Logic and computer Design”, PHI. Norman Balabanian, “Digital Logic Design Principles”, Wiley.J. Bhasker.“ VHDL Primer”, Pearson Education. Suggested reference books for the subject Applied MathematicsIII by Mumbai university is as follows Donald p Leach, Albert Paul Malvino,“Digital principles and Applications”,Tata McGraw. Yarbrough John M.“Digital Logic Applications and Design “, Cengage Learning. Douglas L. Perry, “VHDL Programming by Example”, Tata McGraw Hill.
Prepare For Your Placements: https://lastmomenttuitions.com/courses/placementpreparation/
/ Youtube Channel: https://www.youtube.com/channel/UCGFNZxMqKLsqWERX_N2f08Q
Follow For Latest Updates, Study Tips & More Content!
Course Features
 Lectures 31
 Quizzes 0
 Students 788
 Certificate No
 Assessments Yes

Ammu Prashanth
Dlda
Sir ur videos are osm ,easily understanding,clear all the doubts.